QUERY CONTR	OL FORM				IS USE ONLY	
Application No. Examiner-GAU	10/008,683 Nortan - 1765	Prepare Date No. of q	3/18/0	1 1 1 5 1	<u>୭ २ </u> ୦५	

JACKET						
a. Serial No.	f. Foreign Priority	k. Print Claim(s)	p. PTO-1449			
b. Applicant(s)	g. Disclaimer	I. Print Fig.	q. PTOL-85b			
c. Continuing Data	h. Microfiche Appendix	m. Searched Column	r. Abstract			
d. PCT	i. Title	n. PTO-270/328	s. Sheets/Figs			
e. Domestic Priority	j. Claims Allowed	o. PTO-892	t. Other			

r	
SPECIFICATION	MESSAGE
a. Page Missing	Data is missing on page 3, after line 2.
b. Text Continuity	Copy provided for reference. Please advise.
c. Holes through Data	
d. Other Missing Text	Paul Pysher 417=542-5070(MA) called 3/25; fraxed
e. Illegible Text	10559/584001/P12765 Pg, he's getting appl'n
f. Duplicate Text	fax 617-542-8906 ) file from CA
g. Brief Description	
h. Sequence Listing	
i. Appendix	
j. Amendments	
k. Other	
CLAIMS	
a. Claim(s) Missing	
b. Improper Dependency	Thank you,
c. Duplicate Numbers	
d. Incorrect Numbering	initials (دید
e. Index Disagrees	
f. Punctuation	Peta now present.
g. Amendments	france of the second
h. Bracketing	
i. Missing Text	
j. Duplicate Text.	
k. Other	
	initials

5

10

width  $W_1$  suitable for a transistor channel length, e.g., of 0.03 micrometers  $(\mu m)\,.$ 

Referring to Fig. 3, portions of polysilicon layer 14 and gate oxide layer 12 are etched by, e.g., dry etching in a high density plasma etching system such as the Silicon Etch DPS II Centura<sup>TM</sup> 300 system, manufactured by Applied Materials, Inc., Santa Clara, California. Portions of polysilicon layer 14 and gate oxide layer 12 not in a shadow of photoresist masking feature 16, i.e. not underneath feature 16, are removed during etching. The etching thereby forms a polysilicon gate electrode 18.

Referring to Fig. 4, photoresist masking feature 16 is stripped off, leaving polysilicon gate electrode 18 and gate oxide 12 on silicon substrate 10.

15 Referring to Fig. 5, a first ion implantation is made into silicon substrate 10 to form a lightly doped source region 20 and a lightly doped drain region 22. For a p-channel device, a p-type dopant, such as boron, may be implanted into lightly doped source 20 and lightly doped drain 22 regions.

Referring to Fig. 6, a first sidewall spacer 24 and a second sidewall spacer 26 are formed proximate a first side 28 and a second side 30 of polysilicon gate electrode 18, respectively. First and second sidewall spacers 24, 26 are